Skip to content
CShift0.32

Custom

Enum · namespace Amiga · AmigaOS only · Since 0.15

enum Custom : int32

The custom chip registers: their offsets from 0xDFF000, for Hardware.Write, Hardware.Read and copper lists (CopperList.Move).

Value Number Description
DMACONR 2 DMA control (read): which DMA channels are on.
VPOSR 4 The vertical position of the beam, high bit (read; with Hardware.RasterLine).
VHPOSR 6 The vertical and horizontal position of the beam (read).
JOY0DAT 10 The counters of the mouse or joystick in port 0 (read).
JOY1DAT 12 The counters of the mouse or joystick in port 1 (read).
INTENAR 28 The enabled interrupts (read).
INTREQR 30 The requested interrupts (read).
BLTCON0 64 Blitter control 0: the channels it uses, the minterm and the shift of A.
BLTCON1 66 Blitter control 1: the shift of B, line mode, fill and descending mode.
BLTAFWM 68 The mask of the first word of channel A.
BLTALWM 70 The mask of the last word of channel A.
BLTCPTH 72 The address of the source C (a 32-bit pair, Hardware.WriteLong).
BLTBPTH 76 The address of the source B (a 32-bit pair).
BLTAPTH 80 The address of the source A (a 32-bit pair).
BLTDPTH 84 The address of the destination D (a 32-bit pair).
BLTSIZE 88 The size of a blit (height * 64 + width in words); writing it starts the blitter.
BLTCMOD 96 The modulo of the source C: bytes skipped at the end of each row.
BLTBMOD 98 The modulo of the source B.
BLTAMOD 100 The modulo of the source A.
BLTDMOD 102 The modulo of the destination D.
BLTCDAT 112 The data of the source C (when its DMA is off).
BLTBDAT 114 The data of the source B (when its DMA is off).
BLTADAT 116 The data of the source A (when its DMA is off).
COP1LCH 128 The address of the first copper list (a 32-bit pair, Hardware.WriteLong).
COP2LCH 132 The address of the second copper list (a 32-bit pair).
COPJMP1 136 Writing it restarts the copper at the first list.
COPJMP2 138 Writing it restarts the copper at the second list.
DIWSTRT 142 The upper left corner of the display window.
DIWSTOP 144 The lower right corner of the display window.
DDFSTRT 146 The horizontal start of the bitplane data fetch.
DDFSTOP 148 The horizontal end of the bitplane data fetch.
DMACON 150 DMA control (write): bit 15 (DmaSet) set switches the given channels on, clear switches them off.
INTENA 154 Enables (bit 15 set) or disables interrupts (write).
INTREQ 156 Requests (bit 15 set) or acknowledges interrupts (write).
BPL1PTH 224 The address of bitplane 1, high word; the other planes follow every 4 bytes (BPL1PTH + 4 * n).
BPL1PTL 226 The address of bitplane 1, low word.
BPLCON0 256 Bitplane control 0: the number of planes, hires, HAM, dual playfield, color.
BPLCON1 258 Bitplane control 1: the horizontal scroll of the playfields.
BPLCON2 260 Bitplane control 2: the priority of playfields and sprites.
BPL1MOD 264 The modulo of the odd bitplanes: bytes skipped at the end of each line.
BPL2MOD 266 The modulo of the even bitplanes.
SPR0PTH 288 The address of the data of sprite 0, high word; the other sprites follow every 4 bytes.
SPR0PTL 290 The address of the data of sprite 0, low word.
COLOR00 384 Color register 0 (the background) as 0x0RGB; the other 31 follow every 2 bytes.
COLOR01 386 Color register 1 as 0x0RGB.